Simulation and Verification of Proposed Five Input Majority Logic Gates Using Quantum-dot Cellular Automata by Baldwin, Taylor
Valparaiso University
ValpoScholar
Symposium on Undergraduate Research and
Creative Expression (SOURCE) Office of Sponsored and Undergraduate Research
5-3-2014
Simulation and Verification of Proposed Five Input
Majority Logic Gates Using Quantum-dot Cellular
Automata
Taylor Baldwin
Valparaiso University, aaron.baldwin@valpo.edu
Follow this and additional works at: https://scholar.valpo.edu/cus
This Poster Presentation is brought to you for free and open access by the Office of Sponsored and Undergraduate Research at ValpoScholar. It has been
accepted for inclusion in Symposium on Undergraduate Research and Creative Expression (SOURCE) by an authorized administrator of ValpoScholar.
For more information, please contact a ValpoScholar staff member at scholar@valpo.edu.
Recommended Citation
Baldwin, Taylor, "Simulation and Verification of Proposed Five Input Majority Logic Gates Using Quantum-dot Cellular Automata"
(2014). Symposium on Undergraduate Research and Creative Expression (SOURCE). 311.
https://scholar.valpo.edu/cus/311
Simulation and Verification of Proposed Five Input Majority Logic Gates Using Quantum-dot 
Cellular Automata 
 
Taylor Baldwin 
 
Departmental Affiliation:  Electrical and Computer Engineering 
College of Engineering 
 
Several proposed designs for five input majority logic gates have been introduced in quantum-dot cellular 
automata (QCA) literature and this project seeks to analyze these designs. QCA are an alternative to 
transistors because they take advantage of quantum effects to propagate a binary signal. The purpose of this 
research is to run simulations of two of these majority gates to verify their operational accuracy. A five 
input majority logic gate is especially useful within larger-scale QCA because it would help to minimize 
the overall number of cells needed for a specific QCA circuit. Our simulation runs a full-basis calculation 
for each possible fixed logic input (a 0 or 1) for all 32 cases present in each of the two circuits. This test is 
not redundant to the simulations within the literature because the proposed designs under test were 
simulated using approximations, like the intercellular hartree approximation. The results of our simulations 
verified the correct operation of one of these proposed five-input majority logic designs, however, because 
of symmetrical interference within the cells, one of the designs was in reality rendered inoperative. The 
findings of this research will be submitted to the Journal of Microelectronics in April of 2014. 
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